In Fig. 3 it is shown the RF signal sent by DIVA which has a pulse width of 0.2usec with a period about 1ms. This duty cycle allows to measure only the dynamic behavior by keeping the same bias point. The system can measure the static (DC) characteristics of any device and compare them with the dynamic (pulsed) characteristics. Fig. 3 . Voltage waveform at the drain side of a transistor, provided by the DIVA pulsed measurement test system. For a NE76038 GaAs low power HEMT, the evidence of the frequency dispersion effect is shown in Fig. 4 . We can see difference in the slopes of the IV curves for the static and dynamic conditions. [5] . Furthermore it is possible to set different DC bias points (multibias) and perform pulsed measurements for each case. In this scenario there are also differences between each of the pulsed characteristics. It means that the difference in the slopes are due not only to the bias points positions; but also to the trapping effects as it is indicated in Fig. 5 . In order to demonstrate that by using only a single non linear Ids equation we can predict all of these effects, we used the technique proposed in [4] . In that technique we demonstrated that by using COBRA model [6] we could predict the DC measurements. However in order to include in that model the dynamic behavior of the device, we used the effective voltages technique and modified the large 
The pulsed voltages are extracted from the large signal equivalent circuit by using a four-terminal topology which is shown in Fig. 6 . Fig. 7 . One of the properties of this model is that it can be used to model the RF performance. In Fig. 8 it is
shown the difference between modeled and measured S-parameters. Furthermore, with the complete characterization of the device, the proposed model can be used to predict the output power vs input power behavior as it is shown in Fig. 9 . In conclusion for this section, we can say that despite the different non-linear equations for Ids used for the GaAs and GaN devices (COBRA and Angelov respectively), the same methodology for modeling was used and validated. This methodology provided us coherent predictions for the static and dynamic behavior for both technologies.
III. SUBSTRATE CHARACTERIZATION AND POWER AMPLIFIER IMPLEMENTATION
After finishing the modeling process, we focus on the substrate characterization and the power amplifier implementation procedures. Both of them have been carried out in our university. In this section we will demonstrate that it is possible to build power amplifiers according to specific target specs using low cost equipment but well stablished models. Finally we will compare the results with the ones shown in datasheets showing coherence.
A. Substrate characterization
Before to do the design and implementation of an amplifier, the designer requires to know the dielectric constant and loss tangent values of the substrate to be used. Normally the designer uses the values provided in the datasheets which are average values dependent on the fabrication process.
However, when the complexity of the circuit requires high accuracy, substrate characterization is a must. (i.e. power amplifiers in microwave ranges). Several methods have been proposed to measure the fundamental properties of substrates. Some of them are based on physical measurements in low frequencies using the relationship between the capacitance of a dielectric, the permittivity and the thickness of the dielectric [7] . However their accuracy is not enough for high frequency conditions (GHz range). Furthermore with that kind of methods is not possible to get loss tangent values. In [8] , the methods for measuring permittivity are summarized in 2 categories: resonant and non-resonant. In some telecommunications companies, such as Freescale Semiconductors (now NXP), according to the professional experience of the author, the resonant two-port characterization technique is mainly used for power amplifier design. This technique is based on the measurements of scattering parameters, specifically the transmission parameter S21. That method allows the measurement of the transmission coefficient at resonant frequencies in order to use those results as reference values, in order to find the dielectric constant (ε) and losses (tan δ) through optimization procedures performed by CAD tools.
This method is accurate enough; but it requires the use of a 2 port equipment such a Vector Network Analyzer (VNA), which sometimes is not available in public universities in our country. In this section, we will show that using only return loss measurements in a single port configuration it is possible to characterize substrates with accuracy in the microwave range. The advantage of this technique is its simplicity and accuracy. Furthermore, in environments with lack of resources, it is a low cost solution because the use of VNA is not required. The proposed method in this paper for substrate characterization begins with the design of an open shunt stub resonator, as it is shown in Fig. 10 . We used as test vehicle the low cost FR-4 substrate. The shunt stub is a quarter wave length line at a specific design frequency. It presents a variable impedance to the access ports. So, according to the frequency of the excitation signal, the impedance of the stub can change from open to short. So we will have minimum or maximum values of S11 and S21 at specific resonant frequencies. In our design we decided to set the first resonance frequency at 600MHz (design frequency). We have selected that value considering that its second harmonic must be within the frequency range of our spectrum analyzer (HP8591A). Previous to the measurements, we compared the behavior of the simulated S11
and S21 for our resonator as it is shown in Fig 11 . In Fig. 11 it is possible to appreciate that for the conventional method (S21 measured with VNA) the first local minimum of S21 is at the design frequency (600MHz). However for the proposed method (S11 measured only with a spectrum analyzer and a coupler), the first local minimum of S11 is at the second harmonic (1200MHz). We have verified by using the optimization tools of AWR (Microwave Office), that variations on ε are responsible for shifting the resonant frequency (horizontal variation in local minimum of S11), while tuning on tan δ have direct impact to determine how deep is the resonance valley in S11 (vertical offset). The influence of the optimization of the dielectric constant and the loss tangent are independent (they don't impact to each other).
Consequently, through an optimization of ε and tan δ it is possible to fit S11 simulations with S11 measurements, so it is possible to find the actual value of the substrate parameters. In Fig. 11 it is possible to see that an advantage of the proposed 1-port method, over the conventional one, is the presence of a local maximum, located at the central frequency fc (close to 0.6GHz). This point is used as reference to check the ε value; and to determine the final value of tan δ. To perform the measurements, the setup shown in Fig.12 was implemented, where SUT is the substrate under test; Pref represents the reflected power; Pinc the incident power; Pmeas represents the measured power; CF represents the coupling factor; and RL the return loss. Consequently, those values of Return Loss (RL) can be compared with simulated results, as shown in figure 14 . Considering that the geometrical tolerance in the implementation of the circuit (dimension of the lines) is accurate enough, the difference between measurements and simulations is only due to the physical parameters of the substrate: ε and tan δ.
From initial simulations in Microwave Office, the maximum was located at 600MHz and the minimum at 1200 MHz. So, the parameter ε was optimized in simulations, shifting the resonance frequency until the peak reaches the measured value: 1158MHz. By doing this, the position of the local maxima was automatically placed at its measured value: 579MHz, confirming the coherence of the method. Once the frequencies were aligned, we had to deal with the magnitude values of return loss. To do this, tan δ was optimized fitting the local maximum magnitude. It is important to remark that doing this second optimization, there is no impact in the position of the resonant frequencies. The differences in the deep zone of the curves are expected, and are due to the low magnitude of measured power at those points and to the resolution of the instrument.
B. Power Amplifier Implementation
We built a power amplifier using the MRF6S18100 LDMOS device from Freescale Semiconductors (now NXP). We used the RF35 substrate previously characterized with the parameters and dimensions shown in the previous paragraph. According to its datasheet given in [12] , this field effect transistor was designed for base station applications, from 1800 to 2000MHz with 100Watts output power and 15dB gain (at P1dB conditions). The recommended bias point for this device is VDD = 28 Volts (typical for LDMOS) at IDQ = 900mA (class AB). In contrast to the conventional bias tee configuration with discrete inductance and capacitors, the bias network in our design uses a quarter wavelength line with a shunt cap in order to provide a virtual RF short circuit at a quarter wave distance from the drain terminal of the transistor. Similar procedure was used to bias the gate side. For both cases we used symmetrical feeders in order to improve bandwidth. Simulations of the bias network design are shown in Fig. 16 . For the design process of the matching networks, instead of using the conventional lumped or discrete matching narrow band techniques optimized only for power or gain; we used wideband techniques with the combination of lumped and discrete components, in order to take advantage of the best properties of each technique. The goal of those networks are to allow the transistor to see the same impedances shown in the load pull data, depicted in Fig.17 in order to meet the target specs (best trade-off between power, efficiency and linearity).
The input and output matching networks are shown in Figs. 18 and 19 respectively, in which the bypass capacitor (modeled as a capacitor in series with a parasitic inductance of 0.9nH) is not shown for visualization purposes of the trajectory of the impedances (Fig. 20 and 21 ). Its effect is small because it acts like a short circuit at the central frequency. Furthermore, we can see that the impedances obtained in our design (Table I ) are similar to the ones provided by the data sheet. To test the performance of our amplifier in different conditions, we performed a power sweep test in three different frequencies in order to extract the gain and capture the output power at P1dB conditions. Our system calculates the gain from every measured power. It stops when the calculated gain compresses 1dB. This allow us to capture the output power at P1dB, whose values are shown in The measured average gain and ripple were 14.63dB and 0.11dB respectively. Finally we performed a frequency sweep test in small signal conditions (1CW) in order to obtain the global behavior of the amplifier. As it is shown in Fig. 22 , we got less than 0. 
IV. CONCLUSIONS
In this paper we presented a methodology for modeling, design and implementation of amplifiers in different technologies. The first step is the modeling process, in which we used effective voltage equations to model both static and dynamic performance of the devices in multibias conditions. The advantage of this technique is that we can embed those equations into any conventional model such as COBRA, Angelov, Materka, Curtice, ROOT, MET, etc; and it is valid for different technologies such as GaAs, GaN, LDMOS, etc. In fact, beginning from static measurements (DC) we can set specific points for pulsed measurements (dynamic behavior) in order to optimize a nonlinear model for the microwave transistor. After that, by doing S-parameters measurements we can see the RF performance of the model which can be optimized in order to predict the gm/gds dispersion effect.
The second step is the substrate characterization in order to get accurate values for dielectric constant and loss tangent. In this case we demonstrated that we can measure them by using only 1-port measurement and low cost equipment, while traditional methods uses 2 port measurements and
VNAs. Finally, we designed a LDMOS power amplifier by using loadpull data, in a RF35 substrate previously characterized. By using symmetrical bias networks and lumped/discrete element combinations for the matching networks, we demonstrated that we can reach the appropriate impedances and satisfy the power and gain specs.
